搜索
verilog
磁力链接/BT种子名称
verilog
磁力链接/BT种子简介
种子哈希:
95bfcf9c5801de809d20e6ca1dde5bf9caa8765a
文件大小:
149.88M
已经下载:
207
次
下载速度:
极快
收录时间:
2017-02-26
最近下载:
2024-10-16
移花宫入口
移花宫.com
邀月.com
怜星.com
花无缺.com
yhgbt.icu
yhgbt.top
磁力链接下载
magnet:?xt=urn:btih:95BFCF9C5801DE809D20E6CA1DDE5BF9CAA8765A
推荐使用
PIKPAK网盘
下载资源,10TB超大空间,不限制资源,无限次数离线下载,视频在线观看
下载BT种子文件
磁力链接
迅雷下载
PIKPAK在线播放
91视频
含羞草
欲漫涩
逼哩逼哩
成人快手
51品茶
抖阴破解版
暗网禁地
91短视频
TikTok成人版
PornHub
草榴社区
乱伦社区
最近搜索
.nsp
楓
predators 2010 1080p
伪娘
shogun
中场换套抹润滑油
deadpixel
stars+232
笑起来露虎牙的甜美双马尾贫乳萌
按鸡鸡
维多利亚的秘密
舞蹈生幼师网红
物恋
欢乐谷
调教游戏
风骚女友
mompov 2019 08
gvh 251
connie carter femjoy
裸舞表演
puta locura lydia
badoinkvr
美女芮芮
丝袜猫
乱伦
国产母狗
ssni-027
ktv小姐姐厕拍
色面具
crazy shit
文件列表
FPGA PROTOTYPING with verilog examples - spartan3-2008.pdf
18.8 MB
Digital Design - An Embedded Systems Approach Using Verilog.pdf
2.1 MB
FSM-Based Digital Design Using Verilog HDL.rar
3.4 MB
ch3_Timing_Overhead.pdf
916.1 kB
271clockingnotes.pdf
112.3 kB
blocking and non blocking.pdf
70.3 kB
Boston_FullParallelCase.pdf
74.1 kB
Springer - SystemVerilog for Verification.pdf
1.5 MB
(ebook) Electronics - Verilog Digital Design Synthesis.pdf
11.6 MB
Cadence Verilog Languaje and Simulation Course.pdf
2.1 MB
CummingsHDLCON2001_Verilog2001_rev1_3.pdf
67.8 kB
design through verilog - IEEE.pdf
2.3 MB
eBook.Verilog.VHDL.Golden.Reference.Guide.pdf
377.3 kB
IEEE_Standard_verilog_std_1364_1995.pdf
1.8 MB
Kluwer.Academic.The.Verilog.Hardware.Description.Language.Fifth.Edition.pdf
8.1 MB
Kluwer-_Digital_Computer_Arithmetic_Datapath_Design_Using_Verilog_HDL.pdf
631.6 kB
Principles of Verifiable RTL Design-verilog.pdf
2.1 MB
the_complete_verilog_book.pdf
6.3 MB
Verilog-2001_paper.pdf
209.3 kB
verilog blocking and non blocking.pdf
70.3 kB
Verilog HDL Synthesis A Practical Primer-J Bhasker.pdf
5.4 MB
Verilog HDL(Gate Level Design).pdf
1.2 MB
Verilog Quick Ref1.pdf
23.5 kB
Verilog Quickstart - Practical Guide to Simulation & Synthesis in Verilog (3rd Ed.).pdf
6.4 MB
verilog ref.pdf
3.2 MB
verilog_faq.pdf
17.6 MB
verilog-accelerating digital design.pdf
34.1 kB
VerilogHDLHandboook_Bucknell.pdf
81.9 kB
VerilogLangRefManual.pdf
2.7 MB
Wiley,.Verilog.Coding.for.Logic.Synthesis.(2003).Spy.pdf
1.3 MB
Writing successful description in Verilog.pdf
89.1 kB
Writing Testbenches using System Verilog.rar
2.8 MB
L03-Verilog-Design-Examples.pdf
2.4 MB
SystemC-Primer.pdf
6.6 MB
Verilog HDL Synthesis A Practical Primer.pdf
5.4 MB
Navabi_verilog_digital_systems_design_navabi.pdf
28.3 MB
sol manual - verilog - brown/sol3.pdf
205.7 kB
sol manual - verilog - brown/sol4.pdf
89.1 kB
sol manual - verilog - brown/sol5.pdf
84.0 kB
sol manual - verilog - brown/sol6.pdf
97.6 kB
sol manual - verilog - brown/sol7.pdf
73.2 kB
sol manual - verilog - brown/sol8.pdf
104.8 kB
sol manual - verilog - brown/sol9.pdf
134.4 kB
sol manual - verilog - brown/sol10.pdf
195.2 kB
sol manual - verilog - brown/sol11.pdf
62.6 kB
sol manual - verilog - brown/sol2.pdf
127.3 kB
FSM-Based Digital Design Using Verilog HDL/Appendix A.pdf
221.2 kB
FSM-Based Digital Design Using Verilog HDL/Appendix C.pdf
415.8 kB
FSM-Based Digital Design Using Verilog HDL/Appendix D.pdf
126.9 kB
FSM-Based Digital Design Using Verilog HDL/Front Matter.pdf
140.5 kB
FSM-Based Digital Design Using Verilog HDL/Index.pdf
82.4 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 1Introduction to Finite-State Machines and State Diagrams for the Design.pdf
236.9 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 2 Using State Diagrams to Control External Hardware Subsystems.pdf
178.5 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 3 Synthesizing Hardware from a State Diagram.pdf
262.4 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 4 Synchronous Finite-State Machine Designs.pdf
364.4 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 5 The One Hot Technique in Finite-State Machine Design.pdf
396.2 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 6 Introduction to Verilog HDL.pdf
233.1 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 7 Elements of Verilog HDL.pdf
328.6 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 8 Describing Combinational and Sequential Logic using Verilog HDL.pdf
555.2 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 9 Asynchronous Finite-State Machines.pdf
383.2 kB
FSM-Based Digital Design Using Verilog HDL/Chapter 10 Introduction to Petri Nets.pdf
234.6 kB
FSM-Based Digital Design Using Verilog HDL/Appendix B Counting and Shifting Circuit Techniques.pdf
221.2 kB
Writing Testbenches using System Verilog/1What is Verification.pdf
241.0 kB
Writing Testbenches using System Verilog/2Verification Technologies.pdf
438.9 kB
Writing Testbenches using System Verilog/3The Verification Plan.pdf
283.7 kB
Writing Testbenches using System Verilog/4High-Level Modeling.pdf
494.9 kB
Writing Testbenches using System Verilog/5Stimulus and Response.pdf
439.3 kB
Writing Testbenches using System Verilog/6Architecting Testbenches.pdf
344.7 kB
Writing Testbenches using System Verilog/7Simulation Management.pdf
293.8 kB
Writing Testbenches using System Verilog/back-matter.pdf
302.3 kB
Writing Testbenches using System Verilog/front-matter.pdf
211.1 kB
Verilog-lab/hdl.var
73 Bytes
Verilog-lab/.make_new.csh
941 Bytes
Verilog-lab/.make_do.csh
897 Bytes
Verilog-lab/cds.lib
67 Bytes
Verilog-lab/lab8_sdf/rpu_data.txt
3.2 kB
Verilog-lab/lab8_sdf/rpu_timing.scf
121 Bytes
Verilog-lab/lab8_sdf/hdl.var
128 Bytes
Verilog-lab/lab8_sdf/rpu_asic.v
1.1 kB
Verilog-lab/lab8_sdf/rpu_core.v
131.7 kB
Verilog-lab/lab8_sdf/rpu_pads.v
2.8 kB
Verilog-lab/lab8_sdf/rpu_test.v
2.3 kB
Verilog-lab/lab8_sdf/cds.lib
76 Bytes
Verilog-lab/lab8_sdf/rpu_timing.sdf
3.9 kB
Verilog-lab/lab8_sdf/vloglib/NR2P.v
296 Bytes
Verilog-lab/lab8_sdf/vloglib/EO.v
288 Bytes
Verilog-lab/lab8_sdf/vloglib/EN3.v
374 Bytes
Verilog-lab/lab8_sdf/vloglib/FD1P.v
831 Bytes
Verilog-lab/lab8_sdf/vloglib/EN.v
294 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX21L.v
398 Bytes
Verilog-lab/lab8_sdf/vloglib/OR2.v
290 Bytes
Verilog-lab/lab8_sdf/vloglib/AN4.v
447 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX31RLP.v
603 Bytes
Verilog-lab/lab8_sdf/vloglib/AO2.v
468 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX41.v
713 Bytes
Verilog-lab/lab8_sdf/vloglib/IV.v
211 Bytes
Verilog-lab/lab8_sdf/vloglib/AO6.v
394 Bytes
Verilog-lab/lab8_sdf/vloglib/FDS2.v
1.2 kB
Verilog-lab/lab8_sdf/vloglib/MUX81.v
1.3 kB
Verilog-lab/lab8_sdf/vloglib/AO4.v
472 Bytes
Verilog-lab/lab8_sdf/vloglib/OPAD.v
216 Bytes
Verilog-lab/lab8_sdf/vloglib/FDS2L.v
1.5 kB
Verilog-lab/lab8_sdf/vloglib/AN3.v
371 Bytes
Verilog-lab/lab8_sdf/vloglib/OR3P.v
370 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX31LP.v
602 Bytes
Verilog-lab/lab8_sdf/vloglib/B4I.v
212 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX81P.v
1.3 kB
Verilog-lab/lab8_sdf/vloglib/AO1.v
487 Bytes
Verilog-lab/lab8_sdf/vloglib/SFD2P.v
1.2 kB
Verilog-lab/lab8_sdf/vloglib/DELAY1.v
213 Bytes
Verilog-lab/lab8_sdf/vloglib/AO3.v
492 Bytes
Verilog-lab/lab8_sdf/vloglib/AN2.v
293 Bytes
Verilog-lab/lab8_sdf/vloglib/ND3.v
374 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX21H.v
398 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX31H.v
606 Bytes
Verilog-lab/lab8_sdf/vloglib/EO3.v
368 Bytes
Verilog-lab/lab8_sdf/vloglib/OR2P.v
291 Bytes
Verilog-lab/lab8_sdf/vloglib/ND2.v
295 Bytes
Verilog-lab/lab8_sdf/vloglib/AO7.v
398 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX31RL.v
607 Bytes
Verilog-lab/lab8_sdf/vloglib/IVA.v
212 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX21SP.v
399 Bytes
Verilog-lab/lab8_sdf/vloglib/NR4.v
453 Bytes
Verilog-lab/lab8_sdf/vloglib/NR2.v
295 Bytes
Verilog-lab/lab8_sdf/vloglib/ND2P.v
296 Bytes
Verilog-lab/lab8_sdf/vloglib/IPAD.v
212 Bytes
Verilog-lab/lab8_sdf/vloglib/ND4.v
453 Bytes
Verilog-lab/lab8_sdf/vloglib/MUX31L.v
606 Bytes
Verilog-lab/lab8_sdf/vloglib/NR3.v
374 Bytes
Verilog-lab/lab8_sdf/vloglib/BUF8A.v
213 Bytes
Verilog-lab/lab8_sdf/vloglib/OR3.v
369 Bytes
Verilog-lab/lab8_sdf/vloglib/B4IP.v
213 Bytes
Verilog-lab/lab8_sdf/vloglib/NR5.v
532 Bytes
Verilog-lab/lab8_sdf/vloglib/B2A.v
212 Bytes
Verilog-lab/lab8_sdf/vloglib/IVP.v
212 Bytes
Verilog-lab/lab8_sdf/vloglib/FD1.v
828 Bytes
Verilog-lab/lab8_sdf/vloglib/IOPAD.v
442 Bytes
Verilog-lab/lab8_sdf/vloglib/NR3P.v
375 Bytes
Verilog-lab/lab8_sdf/sources/constraints.tcl
1.5 kB
Verilog-lab/lab8_sdf/sources/pre.f
102 Bytes
Verilog-lab/lab8_sdf/sources/rpu_core.v
7.9 kB
Verilog-lab/lab8_sdf/sources/rpu_core_hier.v
13.9 kB
Verilog-lab/lab8_sdf/sources/post.f
120 Bytes
Verilog-lab/lab8_sdf/sources/buildgates.tcl
1.6 kB
Verilog-lab/solutions/lab6_gui/results
351 Bytes
Verilog-lab/solutions/lab6_gui/ncsim-rtl.log
1.0 kB
Verilog-lab/solutions/lab6_gui/ncsim-gate.log
1.0 kB
Verilog-lab/solutions/lab6_gui/ncsim-udp.log
1.0 kB
Verilog-lab/solutions/lab8_sdf/script
1.7 kB
Verilog-lab/solutions/lab8_sdf/results
1.6 kB
Verilog-lab/solutions/lab3_alu/results
496 Bytes
Verilog-lab/solutions/lab3_alu/ncsim.log
669 Bytes
Verilog-lab/solutions/lab1_mux/results
344 Bytes
Verilog-lab/solutions/lab1_mux/hdl.var
53 Bytes
Verilog-lab/solutions/lab1_mux/cds.lib
35 Bytes
Verilog-lab/solutions/lab1_mux/ncsim.log
181 Bytes
Verilog-lab/solutions/lab2_rgs/results
1.1 kB
Verilog-lab/solutions/lab2_rgs/hdl.var
149 Bytes
Verilog-lab/solutions/lab2_rgs/cds.lib
101 Bytes
Verilog-lab/solutions/lab2_rgs/ncsim.log
421 Bytes
Verilog-lab/solutions/lab3_mem/results
205 Bytes
Verilog-lab/solutions/lab3_mem/ncsim.log
751 Bytes
Verilog-lab/solutions/lab3_smx/results
410 Bytes
Verilog-lab/solutions/lab3_smx/ncsim.log
658 Bytes
Verilog-lab/solutions/lab9_api/Makefile_vhdl_native_runtime
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_native_shared_libs
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_gcc_ccc_static
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_gcc_ccc_static
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_gcc_runtime
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile-vhdl-ccc_static
10.3 kB
Verilog-lab/solutions/lab9_api/script
7.3 kB
Verilog-lab/solutions/lab9_api/results
3.8 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_gcc_shared_libs
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_native_dynamic
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_native_ccc_static
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_native_runtime
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_gcc_shared_libs
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_native_static
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_native_ccc_static
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_gcc_shared_libs
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile-vlog-ccc_static
10.3 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_gcc_static
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_native_shared_libs
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_gcc_static
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_gcc_static
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_native_dynamic
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_gcc_runtime
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_gcc_dynamic
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_native_shared_libs
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_native_dynamic
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_native_runtime
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_native_ccc_static
11.0 kB
Verilog-lab/solutions/lab9_api/Makefile_vhdl_gcc_dynamic
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_gcc_dynamic
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_gcc_runtime
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_native_static
11.5 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_native_static
10.9 kB
Verilog-lab/solutions/lab9_api/Makefile_vlog_gcc_ccc_static
11.0 kB
Verilog-lab/solutions/lab2_cnt/results
1.4 kB
Verilog-lab/solutions/lab2_cnt/hdl.var
171 Bytes
Verilog-lab/solutions/lab2_cnt/cds.lib
101 Bytes
Verilog-lab/solutions/lab2_cnt/ncsim.log
636 Bytes
Verilog-lab/solutions/lab1_tut/results
31 Bytes
Verilog-lab/solutions/lab5_cpu/results
1.2 kB
Verilog-lab/solutions/lab5_cpu/ncsim-rtl.log
4.6 kB
Verilog-lab/solutions/lab5_cpu/ncsim-gate.log
4.6 kB
Verilog-lab/solutions/lab5_cpu/ncsim-udp.log
4.6 kB
Verilog-lab/solutions/lab5_cpu/ncsim-gate.shm/ncsim.trn
1.5 kB
Verilog-lab/solutions/lab5_cpu/ncsim-gate.shm/ncsim.dsn
2.4 kB
Verilog-lab/solutions/lab5_cpu/ncsim-rtl.shm/ncsim.trn
1.5 kB
Verilog-lab/solutions/lab5_cpu/ncsim-rtl.shm/ncsim.dsn
2.4 kB
Verilog-lab/solutions/lab5_cpu/ncsim-udp.shm/ncsim.trn
1.5 kB
Verilog-lab/solutions/lab5_cpu/ncsim-udp.shm/ncsim.dsn
2.4 kB
Verilog-lab/solutions/lab4_ctl/results
297 Bytes
Verilog-lab/solutions/lab4_ctl/hdl.var
92 Bytes
Verilog-lab/solutions/lab4_ctl/my_ncsimrc
16 Bytes
Verilog-lab/solutions/lab4_ctl/ncsim.log
7.0 kB
Verilog-lab/solutions/lab4_ctl/ncsim.shm/ncsim.trn
800 Bytes
Verilog-lab/solutions/lab4_ctl/ncsim.shm/ncsim.dsn
2.1 kB
Verilog-lab/solutions/lab7_mix/script
2.1 kB
Verilog-lab/solutions/lab7_mix/results
1.9 kB
Verilog-lab/solutions/lab7_mix/ncsim-vlog.log
134 Bytes
Verilog-lab/solutions/lab7_mix/ncsim-sc.log
134 Bytes
Verilog-lab/solutions/lab7_mix/ncsim-vhdl.log
134 Bytes
Verilog-lab/solutions/lab7_mix/lab7_mix/script
2.1 kB
Verilog-lab/solutions/lab7_mix/lab7_mix/results
2.3 kB
Verilog-lab/solutions/lab7_mix/lab7_mix/ncsim-vlog.log
134 Bytes
Verilog-lab/solutions/lab7_mix/lab7_mix/ncsim-sc.log
134 Bytes
Verilog-lab/solutions/lab7_mix/lab7_mix/ncsim-vhdl.log
134 Bytes
Verilog-lab/solutions/lab6_sae/results
188 Bytes
Verilog-lab/solutions/lab6_sae/mem_test.v
3.9 kB
Verilog-lab/lab3_alu/hdl.var
86 Bytes
Verilog-lab/lab3_alu/alu.v
811 Bytes
Verilog-lab/lab3_alu/cds.lib
55 Bytes
Verilog-lab/lab3_alu/alu_test.v
1.7 kB
Verilog-lab/lab3_alu/vloglib/cells.v
2.7 kB
Verilog-lab/lab1_mux/mux_test.v
641 Bytes
Verilog-lab/lab1_mux/mux.v
249 Bytes
Verilog-lab/lab2_rgs/rgs.v
229 Bytes
Verilog-lab/lab2_rgs/rgs_test.v
1.5 kB
Verilog-lab/lab2_rgs/vloglib/dff.vg
972 Bytes
Verilog-lab/lab2_rgs/vloglib/dff.vu
1.0 kB
Verilog-lab/lab2_rgs/vloglib/dff.vr
280 Bytes
Verilog-lab/lab3_mem/hdl.var
44 Bytes
Verilog-lab/lab3_mem/mem_data.txt
1.6 kB
Verilog-lab/lab3_mem/mem_test.v
4.0 kB
Verilog-lab/lab3_mem/cds.lib
55 Bytes
Verilog-lab/lab3_mem/mem.v
765 Bytes
Verilog-lab/lab3_mem/mem_test_fixed.v
4.0 kB
Verilog-lab/lab3_smx/smx_test.v
1.4 kB
Verilog-lab/lab3_smx/hdl.var
44 Bytes
Verilog-lab/lab3_smx/cds.lib
55 Bytes
Verilog-lab/lab3_smx/smx.v
352 Bytes
Verilog-lab/lab9_api/vpi_user.c
121 Bytes
Verilog-lab/lab9_api/hdl.var
20 Bytes
Verilog-lab/lab9_api/my_vpi.c
360 Bytes
Verilog-lab/lab9_api/my_pli.cc
487 Bytes
Verilog-lab/lab9_api/my_pli.c
352 Bytes
Verilog-lab/lab9_api/veriuser.c
346 Bytes
Verilog-lab/lab9_api/my_vpi.cc
494 Bytes
Verilog-lab/lab9_api/cds.lib
25 Bytes
Verilog-lab/lab9_api/my_mod.v
116 Bytes
Verilog-lab/lab2_cnt/cnt_test.v
1.9 kB
Verilog-lab/lab2_cnt/cnt.v
530 Bytes
Verilog-lab/lab2_cnt/vloglib/cells.v
2.9 kB
Verilog-lab/lab1_tut/README.txt
1.3 kB
Verilog-lab/lab5_cpu/run
1.5 kB
Verilog-lab/lab5_cpu/stop.tcl
270 Bytes
Verilog-lab/lab5_cpu/hdl.var
44 Bytes
Verilog-lab/lab5_cpu/CPUtest3.txt
1.7 kB
Verilog-lab/lab5_cpu/cpu_test.v
825 Bytes
Verilog-lab/lab5_cpu/cds.lib
65 Bytes
Verilog-lab/lab5_cpu/ncsim.tcl
299 Bytes
Verilog-lab/lab5_cpu/CPUtest1.txt
1.6 kB
Verilog-lab/lab5_cpu/CPUtest2.txt
1.4 kB
Verilog-lab/lab5_cpu/cpu.v
2.7 kB
Verilog-lab/lab5_cpu/.comparescan_rules
58 Bytes
Verilog-lab/lab4_ctl/hdl.var
44 Bytes
Verilog-lab/lab4_ctl/ctl.v
2.9 kB
Verilog-lab/lab4_ctl/ctl_test.v
8.2 kB
Verilog-lab/lab4_ctl/cds.lib
55 Bytes
Verilog-lab/sources/lab6_gui/.make_new.csh
114 Bytes
Verilog-lab/sources/lab6_gui/.make_do.csh
1.6 kB
Verilog-lab/sources/lab8_sdf/rpu_data.txt
3.2 kB
Verilog-lab/sources/lab8_sdf/rpu_timing.scf
121 Bytes
Verilog-lab/sources/lab8_sdf/hdl.var
128 Bytes
Verilog-lab/sources/lab8_sdf/rpu_asic.v
1.1 kB
Verilog-lab/sources/lab8_sdf/rpu_core.v
131.7 kB
Verilog-lab/sources/lab8_sdf/.make_new.csh
120 Bytes
Verilog-lab/sources/lab8_sdf/.make_do.csh
4.0 kB
Verilog-lab/sources/lab8_sdf/rpu_pads.v
2.8 kB
Verilog-lab/sources/lab8_sdf/rpu_test.v
2.3 kB
Verilog-lab/sources/lab8_sdf/cds.lib
76 Bytes
Verilog-lab/sources/lab8_sdf/rpu_timing.sdf
3.9 kB
Verilog-lab/sources/lab8_sdf/vloglib/NR2P.v
296 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/EO.v
288 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/EN3.v
374 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/FD1P.v
831 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/EN.v
294 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX21L.v
398 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/OR2.v
290 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/AN4.v
447 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX31RLP.v
603 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/AO2.v
468 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX41.v
713 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/IV.v
211 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/AO6.v
394 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/FDS2.v
1.2 kB
Verilog-lab/sources/lab8_sdf/vloglib/MUX81.v
1.3 kB
Verilog-lab/sources/lab8_sdf/vloglib/AO4.v
472 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/OPAD.v
216 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/FDS2L.v
1.5 kB
Verilog-lab/sources/lab8_sdf/vloglib/AN3.v
371 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/OR3P.v
370 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX31LP.v
602 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/B4I.v
212 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX81P.v
1.3 kB
Verilog-lab/sources/lab8_sdf/vloglib/AO1.v
487 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/SFD2P.v
1.2 kB
Verilog-lab/sources/lab8_sdf/vloglib/DELAY1.v
213 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/AO3.v
492 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/AN2.v
293 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/ND3.v
374 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX21H.v
398 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX31H.v
606 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/EO3.v
368 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/OR2P.v
291 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/ND2.v
295 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/AO7.v
398 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX31RL.v
607 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/IVA.v
212 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX21SP.v
399 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/NR4.v
453 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/NR2.v
295 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/ND2P.v
296 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/IPAD.v
212 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/ND4.v
453 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/MUX31L.v
606 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/NR3.v
374 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/BUF8A.v
213 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/OR3.v
369 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/B4IP.v
213 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/NR5.v
532 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/B2A.v
212 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/IVP.v
212 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/FD1.v
828 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/IOPAD.v
442 Bytes
Verilog-lab/sources/lab8_sdf/vloglib/NR3P.v
375 Bytes
Verilog-lab/sources/lab8_sdf/sources/constraints.tcl
1.5 kB
Verilog-lab/sources/lab8_sdf/sources/pre.f
102 Bytes
Verilog-lab/sources/lab8_sdf/sources/rpu_core.v
7.9 kB
Verilog-lab/sources/lab8_sdf/sources/rpu_core_hier.v
13.9 kB
Verilog-lab/sources/lab8_sdf/sources/post.f
120 Bytes
Verilog-lab/sources/lab8_sdf/sources/buildgates.tcl
1.6 kB
Verilog-lab/sources/lab3_alu/hdl.var
86 Bytes
Verilog-lab/sources/lab3_alu/.make_new.csh
120 Bytes
Verilog-lab/sources/lab3_alu/alu.v
811 Bytes
Verilog-lab/sources/lab3_alu/.make_do.csh
3.3 kB
Verilog-lab/sources/lab3_alu/cds.lib
55 Bytes
Verilog-lab/sources/lab3_alu/alu_test.v
1.7 kB
Verilog-lab/sources/lab3_alu/vloglib/cells.v
2.7 kB
Verilog-lab/sources/lab1_mux/mux_test.v
641 Bytes
Verilog-lab/sources/lab1_mux/mux.v
249 Bytes
Verilog-lab/sources/lab1_mux/.make_new.csh
120 Bytes
Verilog-lab/sources/lab1_mux/.make_do.csh
2.7 kB
Verilog-lab/sources/lab2_rgs/rgs.v
229 Bytes
Verilog-lab/sources/lab2_rgs/.make_new.csh
120 Bytes
Verilog-lab/sources/lab2_rgs/.make_do.csh
5.6 kB
Verilog-lab/sources/lab2_rgs/rgs_test.v
1.5 kB
Verilog-lab/sources/lab2_rgs/vloglib/dff.vg
972 Bytes
Verilog-lab/sources/lab2_rgs/vloglib/dff.vu
1.0 kB
Verilog-lab/sources/lab2_rgs/vloglib/dff.vr
280 Bytes
Verilog-lab/sources/lab3_mem/hdl.var
44 Bytes
Verilog-lab/sources/lab3_mem/.make_new.csh
120 Bytes
Verilog-lab/sources/lab3_mem/mem_data.txt
1.6 kB
Verilog-lab/sources/lab3_mem/.make_do.csh
2.9 kB
Verilog-lab/sources/lab3_mem/mem_test.v
4.0 kB
Verilog-lab/sources/lab3_mem/cds.lib
55 Bytes
Verilog-lab/sources/lab3_mem/mem.v
765 Bytes
Verilog-lab/sources/lab3_mem/mem_test_fixed.v
4.0 kB
Verilog-lab/sources/lab3_smx/smx_test.v
1.4 kB
Verilog-lab/sources/lab3_smx/hdl.var
44 Bytes
Verilog-lab/sources/lab3_smx/.make_new.csh
120 Bytes
Verilog-lab/sources/lab3_smx/.make_do.csh
2.5 kB
Verilog-lab/sources/lab3_smx/cds.lib
55 Bytes
Verilog-lab/sources/lab3_smx/smx.v
352 Bytes
Verilog-lab/sources/lab9_api/vpi_user.c
121 Bytes
Verilog-lab/sources/lab9_api/hdl.var
20 Bytes
Verilog-lab/sources/lab9_api/my_vpi.c
360 Bytes
Verilog-lab/sources/lab9_api/my_pli.cc
487 Bytes
Verilog-lab/sources/lab9_api/my_pli.c
352 Bytes
Verilog-lab/sources/lab9_api/.make_new.csh
120 Bytes
Verilog-lab/sources/lab9_api/.make_do.csh
13.4 kB
Verilog-lab/sources/lab9_api/veriuser.c
346 Bytes
Verilog-lab/sources/lab9_api/my_vpi.cc
494 Bytes
Verilog-lab/sources/lab9_api/cds.lib
25 Bytes
Verilog-lab/sources/lab9_api/my_mod.v
116 Bytes
Verilog-lab/sources/lab2_cnt/cnt_test.v
1.9 kB
Verilog-lab/sources/lab2_cnt/.make_new.csh
120 Bytes
Verilog-lab/sources/lab2_cnt/.make_do.csh
5.4 kB
Verilog-lab/sources/lab2_cnt/cnt.v
530 Bytes
Verilog-lab/sources/lab2_cnt/vloglib/cells.v
2.9 kB
Verilog-lab/sources/lab1_tut/README.txt
1.3 kB
Verilog-lab/sources/lab1_tut/.make_new.csh
120 Bytes
Verilog-lab/sources/lab1_tut/.make_do.csh
268 Bytes
Verilog-lab/sources/lab5_cpu/run
1.5 kB
Verilog-lab/sources/lab5_cpu/stop.tcl
270 Bytes
Verilog-lab/sources/lab5_cpu/hdl.var
44 Bytes
Verilog-lab/sources/lab5_cpu/CPUtest3.txt
1.7 kB
Verilog-lab/sources/lab5_cpu/cpu_test.v
825 Bytes
Verilog-lab/sources/lab5_cpu/.make_new.csh
158 Bytes
Verilog-lab/sources/lab5_cpu/.make_do.csh
4.1 kB
Verilog-lab/sources/lab5_cpu/cds.lib
65 Bytes
Verilog-lab/sources/lab5_cpu/ncsim.tcl
299 Bytes
Verilog-lab/sources/lab5_cpu/CPUtest1.txt
1.6 kB
Verilog-lab/sources/lab5_cpu/.register.sv
6.1 kB
Verilog-lab/sources/lab5_cpu/CPUtest2.txt
1.4 kB
Verilog-lab/sources/lab5_cpu/cpu.v
2.7 kB
Verilog-lab/sources/lab5_cpu/.comparescan_rules
58 Bytes
Verilog-lab/sources/lab4_ctl/hdl.var
44 Bytes
Verilog-lab/sources/lab4_ctl/.make_new.csh
120 Bytes
Verilog-lab/sources/lab4_ctl/.make_do.csh
2.6 kB
Verilog-lab/sources/lab4_ctl/ctl.v
2.9 kB
Verilog-lab/sources/lab4_ctl/ctl_test.v
8.2 kB
Verilog-lab/sources/lab4_ctl/cds.lib
55 Bytes
Verilog-lab/sources/lab7_mix/dff_test.vlog
956 Bytes
Verilog-lab/sources/lab7_mix/hdl.var
25 Bytes
Verilog-lab/sources/lab7_mix/dff.h.copy
310 Bytes
Verilog-lab/sources/lab7_mix/dff_test.h
520 Bytes
Verilog-lab/sources/lab7_mix/dff_test.vhdl
1.7 kB
Verilog-lab/sources/lab7_mix/.make_new.csh
120 Bytes
Verilog-lab/sources/lab7_mix/dff.vlog
169 Bytes
Verilog-lab/sources/lab7_mix/.make_do.csh
8.4 kB
Verilog-lab/sources/lab7_mix/dff_test.cpp
795 Bytes
Verilog-lab/sources/lab7_mix/cds.lib
72 Bytes
Verilog-lab/sources/lab7_mix/dff.vhdl
315 Bytes
Verilog-lab/sources/lab7_mix/dff.cpp.copy
110 Bytes
Verilog-lab/sources/lab7_mix/dff.cpp
110 Bytes
Verilog-lab/sources/lab7_mix/dff.h
310 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff_test.vlog
956 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/hdl.var
25 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff_test.h
520 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff_test.vhdl
1.7 kB
Verilog-lab/sources/lab7_mix/lab7_mix/.make_new.csh
120 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff.vlog
169 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/.make_do.csh
7.8 kB
Verilog-lab/sources/lab7_mix/lab7_mix/dff_test.cpp
795 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/cds.lib
72 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff_copy.h
310 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff.vhdl
315 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff_copy.cpp
110 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff.cpp
110 Bytes
Verilog-lab/sources/lab7_mix/lab7_mix/dff.h
310 Bytes
Verilog-lab/sources/lab6_sae/.make_new.csh
132 Bytes
Verilog-lab/sources/lab6_sae/.make_do.csh
952 Bytes
Verilog-lab/sources/lab6_sae/mem_test.v
3.9 kB
Verilog-lab/sources/lab6_sae/mem.v
770 Bytes
Verilog-lab/lab7_mix/dff_test.vlog
956 Bytes
Verilog-lab/lab7_mix/hdl.var
25 Bytes
Verilog-lab/lab7_mix/dff.h.copy
310 Bytes
Verilog-lab/lab7_mix/dff_test.h
520 Bytes
Verilog-lab/lab7_mix/dff_test.vhdl
1.7 kB
Verilog-lab/lab7_mix/dff.vlog
169 Bytes
Verilog-lab/lab7_mix/dff_test.cpp
795 Bytes
Verilog-lab/lab7_mix/cds.lib
72 Bytes
Verilog-lab/lab7_mix/dff.vhdl
315 Bytes
Verilog-lab/lab7_mix/dff.cpp.copy
110 Bytes
Verilog-lab/lab7_mix/dff.cpp
110 Bytes
Verilog-lab/lab7_mix/dff.h
310 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff_test.vlog
956 Bytes
Verilog-lab/lab7_mix/lab7_mix/hdl.var
25 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff_test.h
520 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff_test.vhdl
1.7 kB
Verilog-lab/lab7_mix/lab7_mix/.make_new.csh
120 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff.vlog
169 Bytes
Verilog-lab/lab7_mix/lab7_mix/.make_do.csh
7.8 kB
Verilog-lab/lab7_mix/lab7_mix/dff_test.cpp
795 Bytes
Verilog-lab/lab7_mix/lab7_mix/cds.lib
72 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff_copy.h
310 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff.vhdl
315 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff_copy.cpp
110 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff.cpp
110 Bytes
Verilog-lab/lab7_mix/lab7_mix/dff.h
310 Bytes
Verilog-lab/lab6_sae/mem_test.v
3.9 kB
Verilog-lab/lab6_sae/mem.v
770 Bytes
examples_verilog_design/moving-sum/moving-sum.pdf
55.0 kB
examples_verilog_design/moving-sum/moving-sum.ps
246.8 kB
examples_verilog_design/moving-sum/moving-sum.sav
267 Bytes
examples_verilog_design/moving-sum/moving-sum.stems
585 Bytes
examples_verilog_design/moving-sum/moving-sum.tex
9.6 kB
examples_verilog_design/moving-sum/moving-sum.v
3.1 kB
examples_verilog_design/moving-sum/moving-sum.vcd
5.0 kB
examples_verilog_design/moving-sum/movsum-1.eps
28.9 kB
examples_verilog_design/moving-sum/movsum-2.eps
31.8 kB
examples_verilog_design/moving-sum/movsum-blocks.eps
9.9 kB
examples_verilog_design/moving-sum/movsum-full-1.eps
35.8 kB
examples_verilog_design/moving-sum/movsum-full-2.eps
40.1 kB
examples_verilog_design/moving-sum/movsum-full.sav
458 Bytes
examples_verilog_design/moving-sum/movsum-full.v
4.3 kB
examples_verilog_design/moving-sum/movsum-full.vcd
6.1 kB
examples_verilog_design/runlength/runlength-1.eps
25.5 kB
examples_verilog_design/runlength/runlength-2.eps
25.7 kB
examples_verilog_design/runlength/runlength.pdf
44.6 kB
examples_verilog_design/runlength/runlength.sav
282 Bytes
examples_verilog_design/runlength/runlength.stems
209 Bytes
examples_verilog_design/runlength/runlength.tex
8.8 kB
examples_verilog_design/runlength/runlength.v
4.6 kB
examples_verilog_design/runlength/runlength.vcd
3.9 kB
sol manual - verilog - brown.rar
743.4 kB
随机展示
相关说明
本站不存储任何资源内容,只收集BT种子元数据(例如文件名和文件大小)和磁力链接(BT种子标识符),并提供查询服务,是一个完全合法的搜索引擎系统。 网站不提供种子下载服务,用户可以通过第三方链接或磁力链接获取到相关的种子资源。本站也不对BT种子真实性及合法性负责,请用户注意甄别!
>