为您找到约 69 个磁力链接/BT种子，耗时 0 毫秒。
排序： 相关程度 热度 文件大小 添加时间 最近访问

Synopsys FPGA P-2019.03-SP1 Win

  • fpga_vP-2019.03-SP1_win.exe 1.3 GB
  • Crack/scl_v2018.06-SP1_windows.exe 191.8 MB
  • Crack/scl_keygen.exe 4.7 MB
  • Crack/LicGen.exe 691.2 kB
  • Crack/synopsys_checksum 663.2 kB
  • Crack/pubkey_verify 659.2 kB
  • Crack/licgen.dll 651.3 kB
  • Crack/Synopsys.src 588.2 kB
  • Crack/synopsys_checksum.exe 138.2 kB
  • Crack/pubkey_verify.exe 132.6 kB
  • Crack/packs/Synopsys.dll 20.5 kB
  • Crack/packs/Synopsys.src 16.3 kB
  • Crack/Readme.txt 6.6 kB
  • Crack/packs/Synopsys.lpd 952 Bytes
  • Crack/fix.bat 712 Bytes
[磁力链接] 添加时间:2021-05-18 大小:1.5 GB 最近下载:2025-11-13 热度:11852

Haskell R. Digital Design Using Digilent FPGA Boards...2010

  • Haskell R. Digital Design Using Digilent FPGA Boards...2010.pdf 160.3 MB
  • Wakerly J. Digital Design. Principles and Practices 4ed 2006.pdf 111.1 MB
  • Haskell R. Learning By Example Using VHDL...2009.pdf 84.2 MB
  • Harris S. Digital Design and Computer Architecture ARM Ed 2016.pdf 35.9 MB
  • Harris S. Digital Design and Computer Architecture 2ed 2013.pdf 25.9 MB
  • Harris D. Digital Design and Computer Architecture. RISC-V Ed 2022.pdf 24.5 MB
  • Mano M. Digital Design With an Introduction to the VHDL 6ed 2017.pdf 23.6 MB
  • Mano M. Digital Design With an Introduction to the VHDL 6ed 2019.pdf 20.4 MB
  • Wakerly J. Digital Design. Principles and Practices 5ed 2018.pdf 19.9 MB
  • Mano M. Digital Design With an Introduction to the VHDL 5ed 2013.pdf 3.1 MB
  • Readme.txt 836 Bytes
[磁力链接] 添加时间:2022-02-18 大小:509.1 MB 最近下载:2025-11-13 热度:2086

HDL Books - VHDL FPGA CPLD Verilog Digital Electronics eBook

  • 0131972553 - (2005) Digital Fundamentals.pdf 492.0 MB
  • 0126912955 - (2000) Engineering Digital Design.pdf 50.6 MB
  • 0792397460 - (1996) LOGIC SYNTHESIS AND VERIFICATION ALGORITHMS.pdf 41.7 MB
  • 0965193438 - (1996) HDL Chip Design- A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog.pdf 40.6 MB
  • 0471720925 - (2006) RTL Hardware Design Using VHDL Coding for Efficiency, Portability, and Scalability.pdf 35.8 MB
  • 0072460857 - (2005) Fundamentals of Digital Logic with VHDL Design.pdf 35.6 MB
  • 0132543036 - (2011) Digital Electronics - A Practical Approach with VHDL - 9th Edition.pdf 33.6 MB
  • 0470828498 - (2011) Design for Embedded Image Processing on FPGAs.pdf 28.7 MB
  • 0070471649 - (1999) Verilog Digital System Design.pdf 28.3 MB
  • 0134516753 - (1996) Verilog HDL A Guide to Digital Design and Synthesis B.pdf 22.4 MB
  • 0470185317 - (2008) FPGA Prototyping by VHDL Examples - Xilinx Spartan-3 Version.pdf 22.3 MB
  • 0131543180 - (2005) Practical FPGA Programming in C.chm 18.2 MB
  • 1402055293 - (2007) Processor Design System-On-Chip Computing for ASICs and FPGAs.pdf 15.6 MB
  • 0387284850 - (2006) FPGA Implementations of neural networks.pdf 14.7 MB
  • 0136507638 - (1996) VHDL Made Easy.pdf 13.8 MB
  • 0412616505 - (1997) VHDL A logic synthesis approach.pdf 13.4 MB
  • 1934404055 - (2007) Digital Circuit Analysis and Design with Simulink Modeling and Introduction to CPLDs and FPGAs 2nd Ed.pdf 13.4 MB
  • 0077221435 - (2008) Fundamentals of Digital Logic with VHDL Design - Ed. 3.pdf 12.8 MB
  • 0792395980 - (1995) VHDL Coding Styles and Methodologies.pdf 12.7 MB
  • 0123744385 - (2009) Low-Power Design of Nanometer FPGAs Architecture and EDA.pdf 12.6 MB
[磁力链接] 添加时间:2017-02-25 大小:1.2 GB 最近下载:2025-11-13 热度:9227

[ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 2 - Basic FPGA Training.zip

  • [ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 2 - Basic FPGA Training.zip 1.4 GB
[磁力链接] 添加时间:2021-04-15 大小:1.4 GB 最近下载:2025-11-13 热度:3672

fpga-gnw-opt

  • Hardware - Frame/Crab Grab (White case).gnw 3.3 MB
  • Hardware - Frame/Crab Grab.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong II.gnw 3.3 MB
  • Hardware - Frame/Donkey Kong Jr. (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Donkey Kong.gnw 3.3 MB
  • Hardware - Frame/Fire Attack (Bandits).gnw 3.3 MB
  • Hardware - Frame/Fire Attack.gnw 3.3 MB
  • Hardware - Frame/Green House.gnw 3.3 MB
  • Hardware - Frame/Life Boat.gnw 3.3 MB
  • Hardware - Frame/Manhole (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mario Bros..gnw 3.3 MB
  • Hardware - Frame/Mario's Cement Factory (New Wide Screen).gnw 3.3 MB
  • Hardware - Frame/Mickey & Donald.gnw 3.3 MB
  • Hardware - Frame/Oil Panic.gnw 3.3 MB
  • Hardware - Frame/Rain Shower.gnw 3.3 MB
  • Hardware - Frame/Snoopy Tennis.gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky (White case).gnw 3.3 MB
  • Hardware - Frame/Spitball Sparky.gnw 3.3 MB
  • Hardware - Frame/Squish.gnw 3.3 MB
  • Hardware - Frame/Tropical Fish.gnw 3.3 MB
[磁力链接] 添加时间:2024-10-28 大小:1.6 GB 最近下载:2025-11-13 热度:2918

[ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 4 - Microprocessor Design.zip

  • [ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 4 - Microprocessor Design.zip 1.8 GB
[磁力链接] 添加时间:2021-04-08 大小:1.8 GB 最近下载:2025-11-13 热度:2944

[udemy] Xilinx Vivado Beginners Course to FPGA Development in VHDL [MyFOM]

  • MyFreeOnlineMovies.co.uk.html 189.0 kB
  • Section 1 Introduction to Vivado/How to Download and Install Xilinx Vivado Design Suite.mp4 42.2 MB
  • Section 1 Introduction to Vivado/Introduction.mp4 16.9 MB
  • Section 2 Lab 1/Coding and Simulating Simple VHDL in Vivado.mp4 36.2 MB
  • Section 2 Lab 1/Downloading the Bit-stream to the FPGA.mp4 48.5 MB
  • Section 2 Lab 1/Implementation of VHDL Design in Vivado and IO Pin Planning.mp4 72.5 MB
  • Section 2 Lab 1/Introduction to the Vivado Design Suite Interface and Creating a New Project.mp4 47.8 MB
  • Section 3 Lab 2/Design a Block RAM in IP Integrator.mp4 53.0 MB
  • Section 3 Lab 2/Simulating BRAM memory IP in Vivado.mp4 23.3 MB
  • Section 4 Lab 3/Designing a Microblaze Soft Processor in Vivado IP Integrator.mp4 62.0 MB
  • Section 4 Lab 3/Generating a Microblaze using TCL commands in Vivado.mp4 21.1 MB
  • Section 4 Lab 3/Learn VHDL by Example.mp4 60.0 MB
  • Section 4 Lab 3/New Text Document.txt 52 Bytes
  • Section 5 Conclusion and Bonus Section/Sorry the files are deleted bare with me.txt 51 Bytes
  • Torrent Downloaded from Glodls.to.txt 237 Bytes
[磁力链接] 添加时间:2017-02-10 大小:483.8 MB 最近下载:2025-11-13 热度:3971

neo-geo-1g1r-darksoft-converted-to-neosd-mister-fpga

  • NEOGEO.zip 1.8 GB
  • neo-geo-1g1r-darksoft-converted-to-neosd-mister-fpga_meta.sqlite 28.7 kB
  • neo-geo-1g1r-darksoft-converted-to-neosd-mister-fpga_meta.xml 3.7 kB
[磁力链接] 添加时间:2024-03-03 大小:1.8 GB 最近下载:2025-11-13 热度:2809

FPGA

  • 7010/ZedBoard/Ubuntu_zz_ftp_ssh_linux.7z 3.4 GB
  • 7010/ZedBoard/视频教程发布/51,ZEDBOARD嵌入式LINUX平台搭建.rar 2.4 GB
  • 7010/ZedBoard/ov7670采集以及显示系统详解以及实现2016_10_28.rar 1.7 GB
  • 7010/EBAZ4205/ebit_linux/TF/pynq_z2_v2.4.zip 1.6 GB
  • 7010/ZedBoard/视频教程发布/2，Zedboard上运行桌面LINUX.rar 1.2 GB
  • 7010/EBAZ4205/ebit_linux/TF/xillinux-2.0.img.gz 1.2 GB
  • FPGA/4205启动xillinux系统/xillinux-2.0.img.gz 1.2 GB
  • 7010/4205资料.zip 879.6 MB
  • ebaz4205-gathered-by-ustcpetergu.zip 801.8 MB
  • 7010/ZedBoard/视频教程发布/22，SPI FLASH里启动LINUX的详细分析和实现.rar 688.1 MB
  • 7010/ZedBoard/视频教程发布/8,建立LINUX开发环境并编译LINUX和UBOOT以及生成设备树.rar 646.9 MB
  • 7010/ZedBoard/视频教程发布/16，MIO和EMIO下的GPIO分析和实例.rar 641.1 MB
  • 7010/ZedBoard/视频教程发布/13，PL和PS协同设计实现对OLED的控制.rar 472.3 MB
  • 7010/ZedBoard/视频教程发布/24，VGA接口原理分析以及控制逻辑的实现.rar 458.8 MB
  • 7010/ZedBoard/视频教程发布/26，使用VIVADO例化BRAM实现VGA独立缓存驱动.rar 390.5 MB
  • 7010/ZedBoard/视频教程发布/17，GPIO中断源的配置以及中断试验.rar 371.9 MB
  • 7010/ZedBoard/视频教程发布/18，多路PWM原理分析以及实现试验.rar 346.2 MB
  • 7010/ZedBoard/视频教程发布/25，纯PL实现独立显存VGA驱动并显示画面.rar 334.7 MB
  • 7010/ZedBoard/视频教程发布/23，QT开发环境的建立以及在ZEDBOARD开发板上运行第一个QT例子.rar 317.1 MB
  • 7010/ZedBoard/视频教程发布/12，学习使用VIO以及进行试验.rar 277.0 MB
[磁力链接] 添加时间:2021-03-26 大小:24.8 GB 最近下载:2025-11-13 热度:2911

[ FreeCourseWeb.com ] Udemy - FPGA Drive 7 Segment Display.zip

  • [ FreeCourseWeb.com ] Udemy - FPGA Drive 7 Segment Display.zip 1.2 GB
[磁力链接] 添加时间:2021-04-22 大小:1.2 GB 最近下载:2025-11-13 热度:2773

Learn VHDL, ISE and FPGA by Designing a Basic Home Alarm

  • Torrent downloaded from demonoid.pw.txt 46 Bytes
  • Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
  • LEARN_VHDL_ISE_AND_FPGA_BY_DESIGNING.tgz 2.1 GB
[磁力链接] 添加时间:2017-02-14 大小:2.1 GB 最近下载:2025-11-13 热度:3408

[ DevCourseWeb.com ] Udemy - High-Level Synthesis For Fpga, Part 3 - Advanced

  • ~Get Your Files Here !/6 - Pointers/35 - MultiAccess Pointers on the Interface.mp4 260.9 MB
  • ~Get Your Files Here !/9 - HLS Stream Library/55 - Stream on the Interface.mp4 194.9 MB
  • ~Get Your Files Here !/9 - HLS Stream Library/56 - BlockingNonBlocking.mp4 185.4 MB
  • ~Get Your Files Here !/2 - LAB Setup/5 - Linux Installation.mp4 180.1 MB
  • ~Get Your Files Here !/7 - AXI in HLS/44 - The maxi interface.mp4 161.8 MB
  • ~Get Your Files Here !/3 - MultiCycle Design/14 - BlockLevel Handshake.mp4 154.1 MB
  • ~Get Your Files Here !/6 - Pointers/34 - Pointer Arithmetic.mp4 132.5 MB
  • ~Get Your Files Here !/6 - Pointers/31 - Definition.mp4 128.2 MB
  • ~Get Your Files Here !/7 - AXI in HLS/40 - Memory Mapped Output 01.mp4 127.5 MB
  • ~Get Your Files Here !/3 - MultiCycle Design/9 - Example.mp4 125.2 MB
  • ~Get Your Files Here !/3 - MultiCycle Design/12 - Example with ack.mp4 125.0 MB
  • ~Get Your Files Here !/4 - Streaming/21 - Streaming Example Vivado.mp4 121.5 MB
  • ~Get Your Files Here !/7 - AXI in HLS/43 - Memory Mapped IO.mp4 116.3 MB
  • ~Get Your Files Here !/3 - MultiCycle Design/11 - Example with vld.mp4 112.4 MB
  • ~Get Your Files Here !/6 - Pointers/33 - Pointers on the Interface.mp4 111.2 MB
  • ~Get Your Files Here !/8 - Loops In HLS/48 - Loop Unrolling.mp4 110.3 MB
  • ~Get Your Files Here !/5 - ArrayInHLS/28 - Array ReadWrite Vivado.mp4 110.0 MB
  • ~Get Your Files Here !/7 - AXI in HLS/42 - Memory Mapped Output 02.mp4 100.3 MB
  • ~Get Your Files Here !/6 - Pointers/32 - Native Pointer Casting.mp4 95.1 MB
  • ~Get Your Files Here !/5 - ArrayInHLS/25 - Array Issues.mp4 92.1 MB
[磁力链接] 添加时间:2023-12-25 大小:4.0 GB 最近下载:2025-11-12 热度:2849

[ DevCourseWeb.com ] Udemy - Vivado 2020 - Learn Fpga Development Today!

  • ~Get Your Files Here !/3 - VHDL/13 - Implement your design.mp4 55.5 MB
  • ~Get Your Files Here !/5 - Processor options/20 - Testing and Simulating.mp4 51.6 MB
  • ~Get Your Files Here !/3 - VHDL/12 - Simulating your VHDL code.mp4 48.6 MB
  • ~Get Your Files Here !/5 - Processor options/26 - Generate HDL commands from c based code.mp4 39.2 MB
  • ~Get Your Files Here !/5 - Processor options/24 - Implement a Micro blaze soft Processor.mp4 38.5 MB
  • ~Get Your Files Here !/4 - Memory/19 - Creating a memory block in the integrator.mp4 36.2 MB
  • ~Get Your Files Here !/3 - VHDL/10 - Creating your first project in Vivado.mp4 33.2 MB
  • ~Get Your Files Here !/3 - VHDL/8 - Intro to VHDL.mp4 30.4 MB
  • ~Get Your Files Here !/1 - Introduction/1 - The digital design fundamentals you must learn.mp4 25.8 MB
  • ~Get Your Files Here !/2 - Digital systems/2 - Analog and Digital Systems.mp4 24.2 MB
  • ~Get Your Files Here !/4 - Memory/17 - IP integrator in Vivado.mp4 24.0 MB
  • ~Get Your Files Here !/5 - Processor options/25 - Learn TCL Commands to generate Micro blaze soft processor.mp4 23.8 MB
  • ~Get Your Files Here !/2 - Digital systems/5 - Download and install Vivado.mp4 20.6 MB
  • ~Get Your Files Here !/4 - Memory/16 - IP Flows.mp4 19.6 MB
  • ~Get Your Files Here !/5 - Processor options/23 - Processor Options.mp4 18.3 MB
  • ~Get Your Files Here !/4 - Memory/18 - Memory Controllers.mp4 18.1 MB
  • ~Get Your Files Here !/6 - Conclusion/29 - Conclusion.mp4 18.0 MB
  • ~Get Your Files Here !/3 - VHDL/9 - FPGA Design Flow.mp4 17.2 MB
  • ~Get Your Files Here !/2 - Digital systems/4 - FPGA Architecture.mp4 17.0 MB
  • ~Get Your Files Here !/3 - VHDL/11 - Vivado Design Tools.mp4 16.8 MB
[磁力链接] 添加时间:2023-12-23 大小:669.5 MB 最近下载:2025-11-12 热度:3642

Bruno F. The FPGA Programming Handbook. An essential guide..FPGA design 2ed 2024

  • Code_2021.zip 117.9 MB
  • Bruno F. The FPGA Programming Handbook. An essential guide..FPGA design 2ed 2024.pdf 31.4 MB
  • ColorImages.pdf 28.6 MB
  • Bruno F. FPGA Programming for Beginners...with SystemVerilog 2021.pdf 17.1 MB
  • ColorImages_2021.pdf 12.5 MB
  • Code.zip 697.3 kB
[磁力链接] 添加时间:2024-09-14 大小:208.3 MB 最近下载:2025-11-12 热度:6823

FPGA Filter

  • 2 - FPGA Median Filter/7 - FPGA Median Filter 04 Median Module Coding.mp4 95.6 MB
  • 1 - FPGA Mean Average Filter/3 - FPGA Mean Average Filter 03 Simulation.mp4 71.7 MB
  • 2 - FPGA Median Filter/8 - FPGA Median Filter 05 Median Module Simulation.mp4 67.3 MB
  • 3 - FPGA Gaussian Filter/11 - FPGA Gaussian Filter 03 Simulation.mp4 67.1 MB
  • 3 - FPGA Gaussian Filter/10 - FPGA Gaussian Filter 02 Coding.mp4 63.5 MB
  • 2 - FPGA Median Filter/6 - FPGA Median Filter 03 Sort Module Simulation.mp4 63.1 MB
  • 1 - FPGA Mean Average Filter/2 - FPGA Mean Average Filter 02 Coding.mp4 52.8 MB
  • 2 - FPGA Median Filter/5 - FPGA Median Filter 02 Sort Module Coding.mp4 47.8 MB
  • 3 - FPGA Gaussian Filter/9 - FPGA Gaussian Filter 01 Introduction.mp4 32.3 MB
  • 2 - FPGA Median Filter/4 - FPGA Median Filter 01 Introduction.mp4 17.4 MB
  • 1 - FPGA Mean Average Filter/1 - FPGA Mean Average Filter 01 Introduction.mp4 11.5 MB
  • 2 - FPGA Median Filter/7 - FPGA Median Filter 04 English.vtt 13.4 kB
  • 3 - FPGA Gaussian Filter/10 - FPGA Gaussian Filter 02 English.vtt 9.3 kB
  • 2 - FPGA Median Filter/8 - FPGA Median Filter 05 English.vtt 7.7 kB
  • 1 - FPGA Mean Average Filter/3 - FPGA Mean Average Filter 03 English.vtt 7.4 kB
  • 1 - FPGA Mean Average Filter/2 - FPGA Mean Average Filter 02 English.vtt 7.2 kB
  • 2 - FPGA Median Filter/6 - FPGA Median Filter 03 English.vtt 7.0 kB
  • 3 - FPGA Gaussian Filter/11 - FPGA Gaussian Filter 03 English.vtt 6.8 kB
  • 2 - FPGA Median Filter/5 - FPGA Median Filter 02 English.vtt 6.5 kB
  • 3 - FPGA Gaussian Filter/9 - FPGA Gaussian Filter 01 English.vtt 6.3 kB
[磁力链接] 添加时间:2023-12-17 大小:590.2 MB 最近下载:2025-11-12 热度:3737

Learn VHDL and FPGA Development with a BASYS 3

  • Learn VHDL and FPGA Development with a BASYS 3.tgz 1.7 GB
  • Torrent downloaded from demonoid.pw.txt 46 Bytes
  • Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
[磁力链接] 添加时间:2017-02-20 大小:1.7 GB 最近下载:2025-11-12 热度:5397

FPGA Development in VHDL - Beyond the Basics

  • 03.Working with Custom Data Types/09.Summary.srt 832 Bytes
  • 07.Testing Your Designs/05.Summary.srt 1.0 kB
  • 04.Monitoring Signal States with Attributes/01.Overview.srt 1.1 kB
  • 06.Constructing State Machines/07.Summary.srt 1.1 kB
  • 07.Testing Your Designs/01.Overview.srt 1.1 kB
  • 04.Monitoring Signal States with Attributes/06.Type Kind Attributes.srt 1.1 kB
  • 06.Constructing State Machines/03.State Machine Types.srt 1.2 kB
  • 03.Working with Custom Data Types/01.Overview.srt 1.3 kB
  • 04.Monitoring Signal States with Attributes/02.What Are Attributes.srt 1.4 kB
  • 06.Constructing State Machines/01.Overview.srt 1.4 kB
  • 05.Keeping Code Organized with Subprograms and Packages/07.Summary.srt 1.4 kB
  • 02.Developing for the FPGA/02.Module Overview.srt 1.5 kB
  • 03.Working with Custom Data Types/04.Subtypes.srt 1.5 kB
  • 05.Keeping Code Organized with Subprograms and Packages/01.Overview.srt 1.5 kB
  • 02.Developing for the FPGA/08.Summary.srt 1.5 kB
  • 04.Monitoring Signal States with Attributes/08.Summary.srt 1.7 kB
  • 03.Working with Custom Data Types/05.Multidimensional Arrays.srt 1.8 kB
  • 01.Course Overview/01.Course Overview.srt 2.0 kB
  • 06.Constructing State Machines/02.What Is a State Machine.srt 2.2 kB
  • 03.Working with Custom Data Types/06.Record Types.srt 2.6 kB
[磁力链接] 添加时间:2017-07-06 大小:541.2 MB 最近下载:2025-11-12 热度:7226

[ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 1 - Verilog.zip

  • [ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 1 - Verilog.zip 413.1 MB
[磁力链接] 添加时间:2021-03-19 大小:413.1 MB 最近下载:2025-11-12 热度:4635

[ DevCourseWeb.com ] Udemy - Digital IC - FPGA Design P3 - Common Used Hardware Architectures

  • ~Get Your Files Here !/2 - SRAM/1 -Behavior of SRAM and Usage Suggestions.mp4 403.5 MB
  • ~Get Your Files Here !/4 - Pipeline Design/2 -Pipeline Design Example BIN2BCD.mp4 315.3 MB
  • ~Get Your Files Here !/3 - Handshake Interface and Synchronous FIFO/1 -Handshake Interface and Sync_FIFO.mp4 208.8 MB
  • ~Get Your Files Here !/4 - Pipeline Design/1 -Pipeline Fundamental.mp4 132.6 MB
  • ~Get Your Files Here !/3 - Handshake Interface and Synchronous FIFO/2 -Depth Calculation for FIFO.mp4 109.2 MB
  • ~Get Your Files Here !/1 - Introduction/1 -Introduction.mp4 14.9 MB
  • ~Get Your Files Here !/Bonus Resources.txt 386 Bytes
  • Get Bonus Downloads Here.url 182 Bytes
[磁力链接] 添加时间:2025-01-12 大小:1.2 GB 最近下载:2025-11-12 热度:1658

[CourseClub.Me] Coursera - FPGA computing systems Background knowledge and introductory materials

  • 07_design-flows/02_xilinx-partial-reconfiguration-design-flows/05_moudle-based-vs-partial-reconfiguration-design-flows.mp4 93.3 MB
  • 04_examples-on-how-to-configure-an-fpga/01_an-example-on-how-to-configure-a-clb/01_4-inputs-1-output-or-lut-configuration-example.mp4 63.8 MB
  • 04_examples-on-how-to-configure-an-fpga/01_an-example-on-how-to-configure-a-clb/02_from-the-lut-to-the-clb-configuration-example.mp4 49.7 MB
  • 05_an-introduction-to-reconfigurations/04_a-classification-of-reconfigurations/02_a-classification-of-somc-reconfigurations.mp4 42.7 MB
  • 05_an-introduction-to-reconfigurations/04_a-classification-of-reconfigurations/01_a-classification-of-soc-reconfigurations.mp4 36.7 MB
  • 05_an-introduction-to-reconfigurations/02_the-5-w-s/01_the-5-w-s.mp4 28.1 MB
  • 01_a-birds-eye-view-on-adaptive-computing-systems/03_adaptive-computing-systems/05_programmable-system-on-multiple-chip.mp4 27.4 MB
  • 03_reconfigurable-computing-and-fpgas/01_getting-familiar-with-fpgas/03_fpga-basic-block-interconnections.mp4 24.2 MB
  • 03_reconfigurable-computing-and-fpgas/02_on-how-to-configure-an-fpga/04_configuration-registers.mp4 23.3 MB
  • 03_reconfigurable-computing-and-fpgas/01_getting-familiar-with-fpgas/02_fpga-basic-block-clbs-and-iobs.mp4 23.3 MB
  • 07_design-flows/02_xilinx-partial-reconfiguration-design-flows/02_xilinx-difference-based-partial-reconfiguration.mp4 22.3 MB
  • 01_a-birds-eye-view-on-adaptive-computing-systems/02_fpga-and-reconfiguration/01_fpga-and-reconfiguration-a-1st-definition.mp4 21.9 MB
  • 05_an-introduction-to-reconfigurations/01_a-common-vocabulary/01_a-common-vocabulary.mp4 21.1 MB
  • 01_a-birds-eye-view-on-adaptive-computing-systems/01_class-intro/03_the-needs-for-adaptation-an-overview.mp4 20.5 MB
  • 07_design-flows/01_xilnx-design-flows-through-years/01_xilnx-design-flows-through-years.mp4 20.4 MB
  • 07_design-flows/02_xilinx-partial-reconfiguration-design-flows/03_xilinx-module-based-partial-reconfiguration.mp4 20.2 MB
  • 07_design-flows/02_xilinx-partial-reconfiguration-design-flows/04_xilinx-partial-reconfiguration-pr-flow.mp4 20.0 MB
  • 07_design-flows/02_xilinx-partial-reconfiguration-design-flows/01_partial-reconfiguration-design-flows.mp4 20.0 MB
  • 01_a-birds-eye-view-on-adaptive-computing-systems/03_adaptive-computing-systems/04_programmable-system-on-chip.mp4 18.1 MB
  • 02_an-introduction-to-reconfigurable-computing/01_reconfigurable-computing/04_fpga-based-reconfigurable-computing.mp4 15.6 MB
[磁力链接] 添加时间:2024-05-23 大小:762.1 MB 最近下载:2025-11-12 热度:1920


共4页 上一页 1 2 3 4 下一页