搜索
为您找到约
30
个磁力链接/BT种子,耗时 0 毫秒。
排序:
相关程度
热度
文件大小
添加时间
最近访问
Основы языка проектирования цифровой аппаратуры Verilog 2014.pdf
Основы языка проектирования цифровой аппаратуры Verilog 2014.pdf
91.0 MB
[磁力链接]
添加时间:
2017-02-09
大小:
91.0 MB
最近下载:
2024-11-28
热度:
6230
Embedded SoPC design with NIOSII processor and Verilog examples
Embedded SoPC design with NIOSII processor and Verilog examples-2010kaiser.pdf
36.7 MB
[磁力链接]
添加时间:
2017-02-19
大小:
36.7 MB
最近下载:
2024-11-19
热度:
1463
HDL Books - VHDL FPGA CPLD Verilog Digital Electronics eBook
0131972553 - (2005) Digital Fundamentals.pdf
492.0 MB
0126912955 - (2000) Engineering Digital Design.pdf
50.6 MB
0792397460 - (1996) LOGIC SYNTHESIS AND VERIFICATION ALGORITHMS.pdf
41.7 MB
0965193438 - (1996) HDL Chip Design- A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog.pdf
40.6 MB
0471720925 - (2006) RTL Hardware Design Using VHDL Coding for Efficiency, Portability, and Scalability.pdf
35.8 MB
0072460857 - (2005) Fundamentals of Digital Logic with VHDL Design.pdf
35.6 MB
0132543036 - (2011) Digital Electronics - A Practical Approach with VHDL - 9th Edition.pdf
33.6 MB
0470828498 - (2011) Design for Embedded Image Processing on FPGAs.pdf
28.7 MB
0070471649 - (1999) Verilog Digital System Design.pdf
28.3 MB
0134516753 - (1996) Verilog HDL A Guide to Digital Design and Synthesis B.pdf
22.4 MB
0470185317 - (2008) FPGA Prototyping by VHDL Examples - Xilinx Spartan-3 Version.pdf
22.3 MB
0131543180 - (2005) Practical FPGA Programming in C.chm
18.2 MB
1402055293 - (2007) Processor Design System-On-Chip Computing for ASICs and FPGAs.pdf
15.6 MB
0387284850 - (2006) FPGA Implementations of neural networks.pdf
14.7 MB
0136507638 - (1996) VHDL Made Easy.pdf
13.8 MB
0412616505 - (1997) VHDL A logic synthesis approach.pdf
13.4 MB
1934404055 - (2007) Digital Circuit Analysis and Design with Simulink Modeling and Introduction to CPLDs and FPGAs 2nd Ed.pdf
13.4 MB
0077221435 - (2008) Fundamentals of Digital Logic with VHDL Design - Ed. 3.pdf
12.8 MB
0792395980 - (1995) VHDL Coding Styles and Methodologies.pdf
12.7 MB
0123744385 - (2009) Low-Power Design of Nanometer FPGAs Architecture and EDA.pdf
12.6 MB
[磁力链接]
添加时间:
2017-02-25
大小:
1.2 GB
最近下载:
2024-11-28
热度:
6866
verilog
FPGA PROTOTYPING with
verilog
examples - spartan3-2008.pdf
18.8 MB
Digital Design - An Embedded Systems Approach Using Verilog.pdf
2.1 MB
FSM-Based Digital Design Using Verilog HDL.rar
3.4 MB
ch3_Timing_Overhead.pdf
916.1 kB
271clockingnotes.pdf
112.3 kB
blocking and non blocking.pdf
70.3 kB
Boston_FullParallelCase.pdf
74.1 kB
Springer - SystemVerilog for Verification.pdf
1.5 MB
(ebook) Electronics - Verilog Digital Design Synthesis.pdf
11.6 MB
Cadence Verilog Languaje and Simulation Course.pdf
2.1 MB
CummingsHDLCON2001_Verilog2001_rev1_3.pdf
67.8 kB
design through
verilog
- IEEE.pdf
2.3 MB
eBook.Verilog.VHDL.Golden.Reference.Guide.pdf
377.3 kB
IEEE_Standard_
verilog
_std_1364_1995.pdf
1.8 MB
Kluwer.Academic.The.Verilog.Hardware.Description.Language.Fifth.Edition.pdf
8.1 MB
Kluwer-_Digital_Computer_Arithmetic_Datapath_Design_Using_Verilog_HDL.pdf
631.6 kB
Principles of Verifiable RTL Design-
verilog
.pdf
2.1 MB
the_complete_
verilog
_book.pdf
6.3 MB
Verilog-2001_paper.pdf
209.3 kB
verilog
blocking and non blocking.pdf
70.3 kB
[磁力链接]
添加时间:
2017-02-26
大小:
157.2 MB
最近下载:
2024-10-16
热度:
207
[ DevCourseWeb.com ] Udemy - Verilog on Intel (Altera) FPGA.zip
[ DevCourseWeb.com ] Udemy - Verilog on Intel (Altera) FPGA.zip
3.1 GB
[磁力链接]
添加时间:
2021-03-14
大小:
3.1 GB
最近下载:
2024-11-27
热度:
1759
[ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 1 - Verilog.zip
[ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 1 - Verilog.zip
413.1 MB
[磁力链接]
添加时间:
2021-03-19
大小:
413.1 MB
最近下载:
2024-11-28
热度:
2770
[ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip
[ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip
322.3 MB
[磁力链接]
添加时间:
2021-04-05
大小:
322.3 MB
最近下载:
2024-11-28
热度:
3521
[ FreeCourseWeb.com ] Udemy - Verilog Quick Revision and FAQs.zip
[ FreeCourseWeb.com ] Udemy - Verilog Quick Revision and FAQs.zip
229.1 MB
[磁力链接]
添加时间:
2021-04-10
大小:
229.1 MB
最近下载:
2024-10-28
热度:
98
[ FreeCourseWeb.com ] Udemy - Digital Design using Verilog HDL programming with practical.zip
[ FreeCourseWeb.com ] Udemy - Digital Design using Verilog HDL programming with practical.zip
1.7 GB
[磁力链接]
添加时间:
2021-04-19
大小:
1.7 GB
最近下载:
2024-11-25
热度:
888
[ FreeCourseWeb.com ] Udemy - VLSI Digital Design using Verilog and hardware- Handson_temp.zip
[ FreeCourseWeb.com ] Udemy - VLSI Digital Design using Verilog and hardware- Handson_temp.zip
8.6 GB
[磁力链接]
添加时间:
2021-04-19
大小:
8.6 GB
最近下载:
2024-11-26
热度:
1471
[ FreeCourseWeb.com ] Udemy - Verilog Programming Basics for Programmable Logic IC Chips.zip
[ FreeCourseWeb.com ] Udemy - Verilog Programming Basics for Programmable Logic IC Chips.zip
451.2 MB
[磁力链接]
添加时间:
2021-05-15
大小:
451.2 MB
最近下载:
2024-11-27
热度:
2487
[ DevCourseWeb.com ] Udemy - Writing System Verilog Testbenches for Newbie.zip
[ DevCourseWeb.com ] Udemy - Writing System Verilog Testbenches for Newbie.zip
1.2 GB
[磁力链接]
添加时间:
2021-05-28
大小:
1.2 GB
最近下载:
2024-11-28
热度:
823
[ TutPig.com ] Udemy - Simple FIFO Design and Simulation using Verilog HDL.rar
[ TutPig.com ] Udemy - Simple FIFO Design and Simulation using Verilog HDL.rar
344.1 MB
[磁力链接]
添加时间:
2021-06-06
大小:
344.1 MB
最近下载:
2024-11-27
热度:
745
[ DevCourseWeb.com ] Udemy - Verilog Programming Basics for Programmable Logic IC Chips (updated).zip
[ DevCourseWeb.com ] Udemy - Verilog Programming Basics for Programmable Logic IC Chips (updated).zip
906.8 MB
[磁力链接]
添加时间:
2022-01-13
大小:
906.8 MB
最近下载:
2024-11-08
热度:
83
[ CourseLala.com ] Udemy - Verilog HDL Fundamentals for Digital Design and Verification
~Get Your Files Here !/12. Verilog Design Examples/5. Action Time - Design a Stream Cypher.mp4
118.4 MB
~Get Your Files Here !/12. Verilog Design Examples/3. Action Time - Data Transfer FSM.mp4
114.0 MB
~Get Your Files Here !/11. Verilog State Machines/3. Action Time - Special Semaphore (Mealy FSM).mp4
108.0 MB
~Get Your Files Here !/12. Verilog Design Examples/2. Action Time - Synchronous FIFO.mp4
81.8 MB
~Get Your Files Here !/11. Verilog State Machines/2. Action Time - Metro turnstile (Mealy FSM).mp4
73.4 MB
~Get Your Files Here !/9. Verilog Functions and Tasks/14. Action Time - ALU self-checking testbench.mp4
62.3 MB
~Get Your Files Here !/10. Verilog Memory Design/2. Action Time - Single Port Async Read SRAM.mp4
53.5 MB
~Get Your Files Here !/7. Verilog Combinational Design/25. Action time - Design an Arithmetical Logical Unit (ALU).mp4
53.3 MB
~Get Your Files Here !/1. Introduction/2. Course overview.mp4
52.9 MB
~Get Your Files Here !/10. Verilog Memory Design/4. Action Time - Dual Port Async Read SRAM.mp4
52.3 MB
~Get Your Files Here !/1. Introduction/1. Welcome!.mp4
45.8 MB
~Get Your Files Here !/8. Verilog Sequential Design/7. Action Time - D_Flip_Flop_sync_rstn.mp4
44.1 MB
~Get Your Files Here !/8. Verilog Sequential Design/14. Action Time - Shift_Reg_PISO.mp4
41.9 MB
~Get Your Files Here !/9. Verilog Functions and Tasks/12. Action Time - Shift Reg PIPO buggy.mp4
41.7 MB
~Get Your Files Here !/8. Verilog Sequential Design/17. Action Time - Linear Feedback Shift Register.mp4
40.9 MB
~Get Your Files Here !/8. Verilog Sequential Design/15. Action Time - Shift_Left_Right_Reg.mp4
40.5 MB
~Get Your Files Here !/10. Verilog Memory Design/5. Action Time - Single Port Sync Read ROM.mp4
39.5 MB
~Get Your Files Here !/8. Verilog Sequential Design/20. Action Time - Nbit updown Counter.mp4
39.1 MB
~Get Your Files Here !/8. Verilog Sequential Design/24. Action Time - Clock Divider by 3.mp4
38.5 MB
~Get Your Files Here !/5. Verilog Design Styles/6. Verilog_Behavioral_style.mp4
38.0 MB
[磁力链接]
添加时间:
2022-02-11
大小:
3.6 GB
最近下载:
2024-11-28
热度:
5318
[ CourseWikia.com ] Udemy - Verilog HDL Through Examples.zip
[ CourseWikia.com ] Udemy - Verilog HDL Through Examples.zip
1.8 GB
[磁力链接]
添加时间:
2022-04-15
大小:
1.8 GB
最近下载:
2024-11-27
热度:
1184
[ DevCourseWeb.com ] Udemy - Verilog HDL programming with practical approach
~Get Your Files Here !/17 - Project 3 Hamming code complete Design & TB for error detection & correction/001 Hamming code complete Design & TB for error detection & correction.mp4
224.1 MB
~Get Your Files Here !/02 - Introduction to Verilog HDL/001 Verilog fundamentals.mp4
173.6 MB
~Get Your Files Here !/16 - Project 2 FIFO/008 Verilog HDL code for FIFO Test Bench.mp4
155.0 MB
~Get Your Files Here !/18 - FPGA/001 FPGA.mp4
138.1 MB
~Get Your Files Here !/13 - FSM/001 FSM ( Finite State Machine) & Hardware modeling of FSM, Example Verilog code.mp4
132.5 MB
~Get Your Files Here !/15 - Project 1 Memory controller/001 Memory controller with Design & TB.mp4
97.3 MB
~Get Your Files Here !/16 - Project 2 FIFO/007 Verilog HDL for FIFO design.mp4
93.8 MB
~Get Your Files Here !/01 - Introduction to the course/002 Sample program on edaplayground.mp4
92.1 MB
~Get Your Files Here !/01 - Introduction to the course/001 Preview.mp4
88.7 MB
~Get Your Files Here !/03 - VLSI design flow ( FPGA & ASIC)/002 FPGA vs ASIC.mp4
84.0 MB
~Get Your Files Here !/03 - VLSI design flow ( FPGA & ASIC)/001 VLSI Design flow (FPGA & ASIC).mp4
80.3 MB
~Get Your Files Here !/12 - Functions & Task and system tasks/002 File based system tasks and random generator system task.mp4
71.8 MB
~Get Your Files Here !/09 - Behavioral Modeling/001 Behavioral Modeling - Introduction.mp4
70.2 MB
~Get Your Files Here !/14 - Sequence detector using FSM with complete Design & TB/001 Sequence detector using FSM with complete Design & TB.mp4
68.2 MB
~Get Your Files Here !/09 - Behavioral Modeling/005 Assignment Statements - Blocking & Non-blocking.mp4
66.3 MB
~Get Your Files Here !/11 - Test bench/002 Example - Test bench for counter design.mp4
65.4 MB
~Get Your Files Here !/16 - Project 2 FIFO/009 Run the simulation and finding errors and Analyze the waveform Results.mp4
64.2 MB
~Get Your Files Here !/09 - Behavioral Modeling/003 Procedural Blocks- initial & always.mp4
64.0 MB
~Get Your Files Here !/11 - Test bench/003 Example - Test bench for Pulse generator.mp4
61.1 MB
~Get Your Files Here !/12 - Functions & Task and system tasks/001 Functions & tasks and system tasks.mp4
52.1 MB
[磁力链接]
添加时间:
2022-05-01
大小:
3.0 GB
最近下载:
2024-11-28
热度:
923
[ TutPig.com ] Udemy - Digital Systems and Logic Design with
verilog
codes
~Get Your Files Here !/3 - K-MAP , SIMPLIFICATION AND MINIMIZATION OF BOOLEAN FUNCTIONS/8 - The MAP method.mp4
98.7 MB
~Get Your Files Here !/2 - Boolean Algebra And Logic Gate/6 - Canonical And Standard Form.mp4
91.1 MB
~Get Your Files Here !/3 - K-MAP , SIMPLIFICATION AND MINIMIZATION OF BOOLEAN FUNCTIONS/9 - Four value K-Map.mp4
72.1 MB
~Get Your Files Here !/2 - Boolean Algebra And Logic Gate/4 - Basic Theorems and properties of Boolean Algebra.mp4
63.5 MB
~Get Your Files Here !/4 - Combinational logic/14 - Full Adder.mp4
59.3 MB
~Get Your Files Here !/4 - Combinational logic/15 - Full Subtractor.mp4
54.9 MB
~Get Your Files Here !/4 - Combinational logic/16 - Decoder.mp4
49.6 MB
~Get Your Files Here !/2 - Boolean Algebra And Logic Gate/5 - Digital Circuits implement using Boolean Functions.mp4
38.6 MB
~Get Your Files Here !/2 - Boolean Algebra And Logic Gate/7 - Digital logic Gates(AND,OR,NOT,XOR,XNOR,NOR,NAND).mp4
37.9 MB
~Get Your Files Here !/2 - Boolean Algebra And Logic Gate/3 - Two Value Boolean Algebra.mp4
33.6 MB
~Get Your Files Here !/4 - Combinational logic/18 - MUX.mp4
31.3 MB
~Get Your Files Here !/4 - Combinational logic/17 - Encoder.mp4
28.6 MB
~Get Your Files Here !/4 - Combinational logic/13 - Half Adder.mp4
21.7 MB
~Get Your Files Here !/3 - K-MAP , SIMPLIFICATION AND MINIMIZATION OF BOOLEAN FUNCTIONS/10 - Don't Care Conditions.mp4
21.1 MB
~Get Your Files Here !/4 - Combinational logic/11 - Introduction of combinational circuits.mp4
18.8 MB
~Get Your Files Here !/2 - Boolean Algebra And Logic Gate/2 - Basic Definitions.mp4
15.9 MB
~Get Your Files Here !/1 - Start Here/1 - Introduction of Digital Systems.mp4
11.7 MB
~Get Your Files Here !/5 - Verilog HDL/21 - Full subtractor
verilog
code.mp4
7.4 MB
~Get Your Files Here !/5 - Verilog HDL/19 - Half adder
verilog
code.mp4
3.8 MB
~Get Your Files Here !/5 - Verilog HDL/23 - Encoder
verilog
code.mp4
2.9 MB
[磁力链接]
添加时间:
2022-05-06
大小:
771.0 MB
最近下载:
2024-11-27
热度:
1636
Verilog
142005158X, 1420051547 Verilog HDL; Digital Design and Modeling [Cavanagh 2007-02-20] {CC1E80D1}.pdf
136.4 MB
1118011031 Embedded SoPC Design with Nios II Processor and Verilog Examples [Chu 2012-04-30] {CF1AF375}.pdf
36.7 MB
0070471649 Verilog Digital System Design [Navabi 1999-07-01] {A5772F01}.pdf
28.3 MB
1461473233 SystemVerilog Assertions and Functional Coverage; Guide to Language, Methodology and Applications [Mehta 2013-08-06] {3CEC3C3D}.pdf
23.6 MB
0470185325 FPGA Prototyping by Verilog Examples; Xilinx Spartan-3 Version [Chu 2008-06-30] {86973101}.pdf
22.5 MB
1439811245 Computer Arithmetic and Verilog HDL Fundamentals [Cavanagh 2009-11-24] {1A3A4C2D}.pdf
16.8 MB
3319047884 Digital VLSI Design with Verilog (2nd ed.) [Williams 2014-06-18] {4D1E11E2}.pdf
15.2 MB
1402058284 Digital VLSI Systems Design; A Design Manual for Implementation of Projects on FPGAs and ASICs using Verilog [Ramachandran 2007-07-11] {3B56B1D8}.pdf
14.1 MB
1402084455 Digital VLSI Design with Verilog [Williams 2008-06-26] {A4E71D7E}.pdf
13.3 MB
0897894731 Verilog and SystemVerilog Gotchas; 101 Common Coding Errors and How to Avoid Them [Sutherland & Mills 1997-05-30] {F8EC167E}.pdf
12.5 MB
1461407141 SystemVerilog for Verification; A Guide to Learning the Testbench Language Features (3rd ed.) [Spear & Tumbush 2012-02-14] {320A344F}.pdf
10.4 MB
0134516753 Verilog HDL; A Guide to Digital Design and Synthesis [Palnitkar 1996-01-15] {C41DCF9A}.pdf
9.2 MB
0792380444 Analog Behavioral Modeling with the Verilog; A Language [FitzPatrick & Miller 1997-10-31] {DE013EA4}.pdf
8.3 MB
1402070896 The Verilog Hardware Description Language (5th ed.) [Thomas & Moorby 2002-06-30] {D68FF787}.pdf
8.1 MB
1420074156 Digital Design and Verilog HDL Fundamentals [Cavanagh 2008-06-17] {5EB3F833}.pdf
7.9 MB
1402080441 The Designer's Guide to Verilog AMS [Kundert & Zinke 2004-05-20] {D7F91E28}.pdf
7.8 MB
111865918X Architectures for Computer Vision; From Algorithm to Chip with Verilog [Jeong 2014-10-13] {D8330158}.pdf
7.6 MB
0792381882 The Complete Verilog Book [Sagdeo 1998-06-30] {4C3BA89B}.pdf
6.9 MB
0073380547, 0071318712 Fundamentals of Digital Logic with Verilog Design (3rd ed.) [Brown & Vranesic 2013-02-12] {FDEBFA2D}.pdf
6.5 MB
0792376722 Verilog Quickstart; A Practical Guide to Simulation and Synthesis in Verilog (3rd ed.) [Lee 2005-05-02] {74148A41}.pdf
6.4 MB
[磁力链接]
添加时间:
2022-05-14
大小:
423.9 MB
最近下载:
2024-11-27
热度:
2066
Bhasker J. A Verilog HDL Primer 2ed 1999
Bhasker J. A Verilog HDL Primer 2ed 1999.pdf
37.1 MB
[磁力链接]
添加时间:
2023-12-21
大小:
37.1 MB
最近下载:
2024-11-09
热度:
705
共2页
上一页
1
2
下一页